{"id":30621,"date":"2019-08-03T18:40:33","date_gmt":"2019-08-03T23:40:33","guid":{"rendered":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/?p=30621"},"modified":"2019-08-02T10:07:32","modified_gmt":"2019-08-02T15:07:32","slug":"intel-core-de-10a-microprocesadores-ice-lake","status":"publish","type":"post","link":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/","title":{"rendered":"Intel Core de 10\u00aa Generaci\u00f3n microprocesadores Ice Lake"},"content":{"rendered":"\n<div class=\"wp-block-image\"><figure class=\"aligncenter\"><a href=\"https:\/\/www.facebook.com\/EscatUninter\/\"><img loading=\"lazy\" decoding=\"async\" width=\"150\" height=\"150\" src=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/07\/ESCAT-150x150-1.png\" alt=\"\" class=\"wp-image-30486\" srcset=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/07\/ESCAT-150x150-1.png 150w, https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/07\/ESCAT-150x150-1-50x50.png 50w\" sizes=\"auto, (max-width: 150px) 100vw, 150px\" \/><\/a><\/figure><\/div>\n\n\n\n<p>Los detalles de la microarquitectura Sunny Cove, es utilizada por los procesadores Intel Core de la 10\u00aa generaci\u00f3n. <\/p>\n\n\n\n<!--more-->\n\n\n\n<p>Colocar en el mercado una nueva microarquitectura es siempre una apuesta importante, pero en esta ocasi\u00f3n lo es si cabe a\u00fan m\u00e1s porque Intel acaba de atravesar una etapa controvertida debido al desgaste que le han acarreado las vulnerabilidades de seguridad que conocemos como Spectre y Meltdown.<\/p>\n\n\n\n<p>Dadas las circunstancias a la compa\u00f1\u00eda de Santa Clara no le quedaba m\u00e1s remedio que \u00abponer toda la carne en el asador\u00bb. Y parece que es lo que ha hecho. No en vano Uri Frank, uno de los ingenieros de Intel responsables del dise\u00f1o de la nueva implementaci\u00f3n, asegura que \u00abla microarquitectura Sunny Cove es la piedra angular sobre la que descansa el futuro de la familia de procesadores Intel Core\u00bb. Ni m\u00e1s ni menos. Pero todo esto ya lo sab\u00edamos. \u00bfCu\u00e1l es la novedad? Sencillamente, ya conocemos los detalles de los primeros microprocesadores \u00abIce Lake\u00bb que llegar\u00e1n al mercado, as\u00ed que ahora son m\u00e1s tangibles que nunca.<\/p>\n\n\n\n<h4 class=\"wp-block-heading\">Especificaciones detalladas de los microprocesadores de las series Y y U<\/h4>\n\n\n\n<p>Antes de que repasemos las caracter\u00edsticas de los nuevos procesadores Intel Core de 10\u00aa generaci\u00f3n nos viene bien recordar brevemente cu\u00e1les son las mejoras m\u00e1s interesantes introducidas por la nueva microarquitectura. La m\u00e1s contundente es, sin lugar a dudas, su nueva litograf\u00eda de 10 nm, una innovaci\u00f3n en la tecnolog\u00eda de integraci\u00f3n que ha contribuido decisivamente a hacer factibles muchas de las mejoras que vamos a repasar a continuaci\u00f3n.<\/p>\n\n\n\n<div class=\"wp-block-image\"><figure class=\"aligncenter\"><img decoding=\"async\" src=\"https:\/\/i.blogs.es\/cb4cc9\/intel10gen\/450_1000.jpg\" alt=\"Intel10\u00aa Generacion\"\/><\/figure><\/div>\n\n\n\n<p>De todas las mejoras que sobre el papel nos proponen los nuevos microprocesadores de Intel la que tendr\u00e1 un impacto directo en nuestra experiencia ser\u00e1 su IPC (refleja el n\u00famero de instrucciones que una CPU es capaz de ejecutar en un solo ciclo de la se\u00f1al de reloj). Seg\u00fan Intel el IPC de los n\u00facleos Sunny Cove se ha incrementado un 18% frente al de Skylake, algo que comprobaremos tan pronto como caiga en nuestras manos uno de los primeros equipos gobernados por un microprocesador Intel Core de 10\u00aa generaci\u00f3n.<\/p>\n\n\n\n<p>Adem\u00e1s, las nuevas CPU tendr\u00e1n un TDP (Thermal Design Power) que oscilar\u00e1 entre 9 y 28 vatios, as\u00ed como un m\u00e1ximo de cuatro n\u00facleos y ocho hilos de ejecuci\u00f3n (threads). Por otro lado, la nueva l\u00f3gica gr\u00e1fica tiene una capacidad de c\u00e1lculo de operaciones en coma flotante ligeramente superior a 1 TFLOP, lo que seg\u00fan Intel le permite mover juegos como &#8216;DiRT Rally 2&#8217; o &#8216;Fortnite&#8217; a 1080p arrojando tasas de im\u00e1genes sostenidas cercanas a los 60 FPS.<\/p>\n\n\n\n<div class=\"wp-block-image\"><figure class=\"aligncenter\"><img decoding=\"async\" src=\"https:\/\/i.blogs.es\/c0fac2\/intelcore10cpu\/450_1000.jpg\" alt=\"Intelcore10\"\/><\/figure><\/div>\n\n\n\n<p>En lo que concierne a la conectividad Intel ha implementado dentro del encapsulado una controladora Thunderbolt 3 y otra Wi-Fi 6 GIG+ que permitir\u00e1n a los ensambladores prescindir de chips dedicados, lo que deber\u00eda abaratar algo el precio de los ordenadores port\u00e1tiles que incorporar\u00e1n estos chips. Un apunte interesante: la l\u00f3gica gr\u00e1fica ocupa m\u00e1s espacio que los cuatro n\u00facleos de CPU con microarquitectura Sunny Cove juntos, acaparando cerca del 40% de la superficie del chip.<\/p>\n\n\n\n<h6 class=\"wp-block-heading\">Fuente: <a href=\"https:\/\/www.xataka.com.mx\/ordenadores\/intel-core-10a-generacion-conocemos-detalles-primeros-microprocesadores-ice-lake\">Xataka <\/a><\/h6>\n\n\n\n<p style=\"text-align:right\"><a href=\"https:\/\/universidad.uninter.edu.mx\/carreras\/ISC\">Ingenier\u00edas en Sistemas Computacionales<\/a><\/p>\n\n\n\n<p style=\"text-align:right\" class=\"has-text-color has-vivid-cyan-blue-color\"><a href=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/category\/ingenieria-en-sistemas-computacionales\/\">M\u00e1s noticias sobre Ingenier\u00eda en Sistemas Computacionales&#8230;<\/a><\/p>\n\n\n\n<figure class=\"wp-block-image\"><a href=\"https:\/\/uninter.edu.mx\/\"><img loading=\"lazy\" decoding=\"async\" width=\"1024\" height=\"154\" src=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/06\/4-1024x154-1-1024x154-1024x154.png\" alt=\"\" class=\"wp-image-29506\" srcset=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/06\/4-1024x154-1-1024x154.png 1024w, https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/06\/4-1024x154-1-1024x154-300x45.png 300w, https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/06\/4-1024x154-1-1024x154-768x116.png 768w\" sizes=\"auto, (max-width: 1024px) 100vw, 1024px\" \/><\/a><\/figure>\n","protected":false},"excerpt":{"rendered":"<p>Los detalles de la microarquitectura Sunny Cove, es utilizada por los procesadores Intel Core de la 10\u00aa generaci\u00f3n.<\/p>\n","protected":false},"author":22,"featured_media":30622,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_jetpack_memberships_contains_paid_content":false,"footnotes":"","jetpack_publicize_message":"","jetpack_publicize_feature_enabled":true,"jetpack_social_post_already_shared":true,"jetpack_social_options":{"image_generator_settings":{"template":"highway","default_image_id":0,"font":"","enabled":false},"version":2}},"categories":[5,30,17,22,25],"tags":[218,32,104,705,219,49,31,37],"class_list":["post-30621","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-certificaciones","category-cisco","category-ingenieria-en-sistemas-computacionales","category-ingenierias","category-microsoft","tag-cisco","tag-escat","tag-ingenierias","tag-intel","tag-maret","tag-sistemas-computacionales","tag-uninter","tag-universidad-internacional"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v26.8 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\r\n<title>Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake<\/title>\r\n<meta name=\"description\" content=\"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)\" \/>\r\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\r\n<link rel=\"canonical\" href=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\" \/>\r\n<meta property=\"og:locale\" content=\"es_MX\" \/>\r\n<meta property=\"og:type\" content=\"article\" \/>\r\n<meta property=\"og:title\" content=\"Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake\" \/>\r\n<meta property=\"og:description\" content=\"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)\" \/>\r\n<meta property=\"og:url\" content=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\" \/>\r\n<meta property=\"og:site_name\" content=\"Escuela de Ciencias, Artes y Tecnolog\u00eda\" \/>\r\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/EscatUninter\/\" \/>\r\n<meta property=\"article:published_time\" content=\"2019-08-03T23:40:33+00:00\" \/>\r\n<meta property=\"og:image\" content=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\" \/>\r\n\t<meta property=\"og:image:width\" content=\"1420\" \/>\r\n\t<meta property=\"og:image:height\" content=\"800\" \/>\r\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\r\n<meta name=\"author\" content=\"EquipoEscat\" \/>\r\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\r\n<meta name=\"twitter:image\" content=\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\" \/>\r\n<meta name=\"twitter:creator\" content=\"@EscatUninter\" \/>\r\n<meta name=\"twitter:site\" content=\"@EscatUninter\" \/>\r\n<meta name=\"twitter:label1\" content=\"Escrito por\" \/>\n\t<meta name=\"twitter:data1\" content=\"EquipoEscat\" \/>\n\t<meta name=\"twitter:label2\" content=\"Tiempo de lectura\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutos\" \/>\r\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\"},\"author\":{\"name\":\"EquipoEscat\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d\"},\"headline\":\"Intel Core de 10\u00aa Generaci\u00f3n microprocesadores Ice Lake\",\"datePublished\":\"2019-08-03T23:40:33+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\"},\"wordCount\":553,\"commentCount\":0,\"image\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\",\"keywords\":[\"CISCO\",\"ESCAT\",\"Ingenier\u00edas\",\"Intel\",\"MARET\",\"Sistemas Computacionales\",\"Uninter\",\"Universidad Internacional\"],\"articleSection\":[\"Certificaciones\",\"CISCO\",\"Ingenier\u00eda en Sistemas Computacionales\",\"Ingenier\u00edas\",\"Microsoft\"],\"inLanguage\":\"es\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\",\"url\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\",\"name\":\"Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake\",\"isPartOf\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\",\"datePublished\":\"2019-08-03T23:40:33+00:00\",\"author\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d\"},\"description\":\"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)\",\"breadcrumb\":{\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#breadcrumb\"},\"inLanguage\":\"es\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"es\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage\",\"url\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\",\"contentUrl\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg\",\"width\":1420,\"height\":800},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Inicio\",\"item\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Intel Core de 10\u00aa Generaci\u00f3n microprocesadores Ice Lake\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#website\",\"url\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/\",\"name\":\"Escuela de Ciencias, Artes y Tecnolog\u00eda UNINTER\",\"description\":\"ESCAT\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"es\"},{\"@type\":\"Person\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d\",\"name\":\"EquipoEscat\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"es\",\"@id\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/d943e53cecc7e9e13c011abf6ec7475809c7d278834bde994b19ecd58034a9ff?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/d943e53cecc7e9e13c011abf6ec7475809c7d278834bde994b19ecd58034a9ff?s=96&d=mm&r=g\",\"caption\":\"EquipoEscat\"},\"url\":\"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/author\/equipoescat\/\"}]}<\/script>\r\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake","description":"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/","og_locale":"es_MX","og_type":"article","og_title":"Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake","og_description":"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)","og_url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/","og_site_name":"Escuela de Ciencias, Artes y Tecnolog\u00eda","article_publisher":"https:\/\/www.facebook.com\/EscatUninter\/","article_published_time":"2019-08-03T23:40:33+00:00","og_image":[{"width":1420,"height":800,"url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","type":"image\/jpeg"}],"author":"EquipoEscat","twitter_card":"summary_large_image","twitter_image":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","twitter_creator":"@EscatUninter","twitter_site":"@EscatUninter","twitter_misc":{"Escrito por":"EquipoEscat","Tiempo de lectura":"3 minutos"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#article","isPartOf":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/"},"author":{"name":"EquipoEscat","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d"},"headline":"Intel Core de 10\u00aa Generaci\u00f3n microprocesadores Ice Lake","datePublished":"2019-08-03T23:40:33+00:00","mainEntityOfPage":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/"},"wordCount":553,"commentCount":0,"image":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage"},"thumbnailUrl":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","keywords":["CISCO","ESCAT","Ingenier\u00edas","Intel","MARET","Sistemas Computacionales","Uninter","Universidad Internacional"],"articleSection":["Certificaciones","CISCO","Ingenier\u00eda en Sistemas Computacionales","Ingenier\u00edas","Microsoft"],"inLanguage":"es","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/","url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/","name":"Intel Core de 10\u00aa generaci\u00f3n microprocesadores Ice Lake","isPartOf":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#website"},"primaryImageOfPage":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage"},"image":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage"},"thumbnailUrl":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","datePublished":"2019-08-03T23:40:33+00:00","author":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d"},"description":"Los detalles de la microarquitectura Sunny Cove, que es la utilizada por los procesadores Intel Core de 10\u00aa generaci\u00f3n (Ice Lake)","breadcrumb":{"@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#breadcrumb"},"inLanguage":"es","potentialAction":[{"@type":"ReadAction","target":["https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/"]}]},{"@type":"ImageObject","inLanguage":"es","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#primaryimage","url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","contentUrl":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","width":1420,"height":800},{"@type":"BreadcrumbList","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/intel-core-de-10a-microprocesadores-ice-lake\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Inicio","item":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/"},{"@type":"ListItem","position":2,"name":"Intel Core de 10\u00aa Generaci\u00f3n microprocesadores Ice Lake"}]},{"@type":"WebSite","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#website","url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/","name":"Escuela de Ciencias, Artes y Tecnolog\u00eda UNINTER","description":"ESCAT","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"es"},{"@type":"Person","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/df7b8f33d62433cb78a2104bda02490d","name":"EquipoEscat","image":{"@type":"ImageObject","inLanguage":"es","@id":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/d943e53cecc7e9e13c011abf6ec7475809c7d278834bde994b19ecd58034a9ff?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/d943e53cecc7e9e13c011abf6ec7475809c7d278834bde994b19ecd58034a9ff?s=96&d=mm&r=g","caption":"EquipoEscat"},"url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/author\/equipoescat\/"}]}},"jetpack_publicize_connections":[],"jetpack_featured_media_url":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/wp-content\/uploads\/2019\/08\/1366_2000.jpg","jetpack_sharing_enabled":true,"_links":{"self":[{"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/posts\/30621","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/users\/22"}],"replies":[{"embeddable":true,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/comments?post=30621"}],"version-history":[{"count":2,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/posts\/30621\/revisions"}],"predecessor-version":[{"id":30648,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/posts\/30621\/revisions\/30648"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/media\/30622"}],"wp:attachment":[{"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/media?parent=30621"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/categories?post=30621"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/blogs.uninter.edu.mx\/ESCAT\/index.php\/wp-json\/wp\/v2\/tags?post=30621"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}